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Abstract – The first transistor-based impedance 
matching circuit for radio-frequency (RF) applications 
is introduced in this paper. It adapts arbitrary output 
impedances of RF blocks to desired values between 50? 
and 250?, from 0 to 5GHz, while occupying only 
0.005mm² of circuit area in a 0.35µm SiGe BiCMOS 
process. Its superiority over traditional passive-element 
networks can be resumed by the following facts: flexible 
performance without the need for redesigning the 
components; adaptation of arbitrary impedances to 
desired values by the simple means of biasing current; 
extremely small form factors (the smallest observed); 
and matching over several gigahertz. Application to a 
low-noise amplifier validates the new topology.  
 
Index Terms — Active impedance matching, current 
conveyors, SiGe BiCMOS, wideband matching.  
 
 
INTRODUCTION 
The importance of impedance adaptation in wireless 
receivers cannot be overstated. Individual transceiver 
components are often fabricated in different technologies, 
giving rise to multi-chip architectures. For these 
components (or sub-systems) to be compatible, they must 
present terminating impedances that are compatible.  
This article is dedicated to impedance matching circuits. 
Section II will be a brief reminder of the basic principle of 
impedance. Section III will serve as a review of impedance 
adaptation circuits encountered in wireless systems. It will 
be observed that matching relies entirely on passive 
components like inductors, transformers and quarter-
wavelength lines. Section III will also serve as a backdrop 
against which a novel transistor-based (“active”) output 
impedance matching circuit will be proposed and presented 
(section IV). This new method makes use of the second 
generation controlled current conveyor (CCCII) as its 
building block. In-depth analyses of the new method and its 
simulated performance will be presented in section V. An 
application example for the new matching circuit will be 
presented in section VI. It will be shown that the new 
circuit effectively matches the output of the amplifier, 
without deteriorating its other parameters. Measurement 
results on the fabricated circuit will be presented in section 
VII. The conclusions will highlight the novelty of the new 
approach by comparing it with traditional matching circuits.  
 
BASICS OF IMPEDANCE MATCHING 
A. Scattering Parameters 
For a two-port circuit, with an input (port 1) and an output 
(port 2), represented in fig. 1, the impedances at the input 
and the output, ZIN and ZOUT, respectively determine the 
degree of matching to the source and load. The degree of 
(mis)match between these impedances is represented in 
terms of the scattering parameters of the two-port. The 
relevant reflection parameters are S11 at the input and S22 at 
the output, defined as:  
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Figure 1 : Impedance matching in a two-port device : ZIN  needs to be 
matched to ZS and ZOUT to ZL 
 
S11 and S22 are generally characterised in decibels (S11,dB 
= 10*log10(S11)). Impedance match is considered successful 
if the corresponding scattering parameter (S11 or S22) is 
lower than -10dB in the desired frequency range [1]. 
B. Importance of Impedance Matching 
All wireless transceivers contain a multitude of 
components connected end-to-end. Losses can occur in the 
signal as it advances from one component to another if the 
output impedance of the first is not matched to the input of 
the second. In order to normalise interfacing between 
transceiver components, a 50? standard is normally 
adopted. Impedance matching assumes heightened 
importance in the analog section of the transceiver. 
Among the main requirements on the performance of RF 
low-noise amplifiers (LNAs) are low noise, high linearity, 
sufficient gain, and stable (and purely resistive) ZIN [2]. 
Matching is necessary to avoid signal reflections on cables, 
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and minimise alterations of the characteristics of the passive 
off-chip RF filter which precedes the LNA [3]. 
Increasingly, LNAs are also required to be wide-band, in 
order to support various standards from the same device. 
This places an extra demand on the matching of the LNA 
ports: it too is required to be wideband [1],[4],[5]. 
In most transceiver blocks, but especially in the RF 
section, noise performance is a critical parameter. The best 
noise performance is usually attained at an optimum ZS 
which is often not equal to the complex conjugate of ZIN. 
However, ZS = ZIN* is necessary for a good impedance 
match and consequently a good power transfer. This 
suggests a trade-off between noise performance and power 
transfer [3],[6]. The matching network at the input greatly 
determines the noise figure [7]. Output port mismatches 
limit the bandwidth and linearity. 
 
OUTPUT IMPEDANCE MATCHING CIRCUITS 
 
Four methods, all of which exclusively use passive 
elements, dominate the field of impedance matching 
solutions: inductor-capacitor (LC-) networks, resistive 
feedback loops, transformers and quarter-wavelength (?/4) 
based networks. 
Different topologies are generally adopted for input and 
output matching circuits, since the demands made on each 
are specific [5],[7]. Since this article hopes to advance the 
state of the art in output matching circuits, only these will 
be considered here.  
A. Review of existing matching circuits 
LC-based circuits are the most popular among the four 
categories. Matching is generally obtained using a tank 
circuit [8]. A shunt-inductor/series-capacitor combination 
simultaneously sets ROUT and tunes out XOUT [9],[10]. At 
microwave frequencies, wideband LC matching circuits are 
easier to realise [11]. Inductor sizes in LC networks are 
sometimes too high for them to be included on-chip. Even 
when this is possible, on-chip inductors consume large 
circuit areas. The physical size of the inductors becomes 
comparable to that of the transistor, making it difficult to 
establish a low parasitic connection between the two [12]. 
This is aggravated when more than one inductor makes up 
the matching circuit: extra inactive area is required to 
accommodate adequate separation between the inductors 
[1],[13]. 
As with the input, matching of ZOUT can also be achieved 
using multiple feedback loops composed of resistances. A 
representative case, presented in [14], achieves good 
matching from 0.5 to 10GHz.  
An ideal 1:n transformer can be used to convert the 
output impedance of a circuit to a desired value. 
Unfortunately, on-chip spiral transformers are very lossy 
and degrade performance [12]. They also suffer from 
imprecise modelling, leading to large discrepancies between 
modelled results and real performance [15].  
The simplest method of obtaining impedance 
transformation consists in using the quarter-wavelength 
transformer. Perfect matching is only achieved at the centre 
frequency, where the circuit exhibits a reflection zero. 
High-bandwidth variants of this principle are comprised of 
multiple ?/4 sections, with multiple reflection zeros. These 
transformers are limited to applications where the 
impedance transformation ratio is small [16]. The 
superiority of line-based output impedance transformers 
becomes evident at frequencies exceeding 10GHz [17]. 
Even when they are viable for RF applications, line-based 
solutions are typically too bulky to be included on-chip. 
B. Need for New Solutions 
Besides exhibiting drawbacks unique to each, all the 
topologies presented above suffer from a common problem 
: once the passive elements’ values are chosen, and once 
they are integrated (or kept off-chip), it is not possible to 
change their performance. A change in the matching 
requirement necessitates a re-designing of the matching. 
This also means that a matching circuit can only be used for 
the specific application for which it has been designed. 
New solutions thus have to be sought which are 
compatible with the five-pronged demand of low operating 
voltages, wide bandwidth, small form factors, high potential 
of integration and ease of performance control. None of the 
existent solution satisfies these criteria. 
At present, transistor-based matching circuits do not 
exist. If such a topology were envisaged, it would present: 
high capacity for on-chip integration, small form factors, 
and versatility. Moreover, a transistor-based structure 
would be free from the narrow bandwidths inherent to 
passive matching networks. Even though transistors are 
used to match impedances in existent literature, the output 
matching almost invariably uses at least one passive 
element besides the transistor, most often a LC combination 
[1]-[3],[5]-[8],[10],[11],[13],[18]. The disadvantages of 
these partially-passive solutions are the same as the ones 
mentioned above for each class of solutions. Moreover, the 
matching in these references is an integral part of the active 
circuit itself. It is impossible to control this transconductor-
based circuit without modifying the core performance. 
The section below presents the first all-active wideband 
impedance-matching circuit. This new solution is based on 
the properties of the current conveyor, which are here used 
as transconductor. We have not yet come across a 
radiofrequency element in which this topology has been 
effectively used. 
 
NEW TRANSISTOR-BASED MATCHING CIRCUIT 
 
The new approach consists in using second generation 
controlled current conveyors (CCCII).  
   A. Circuit Design 
Fig. 2 shows the conveyor in voltage follower mode. 
The signal to be adapted, VIN, is fed at port Y (VIN = VY), 
whose characteristic impedance ZY consists of a large 
resistance RY in parallel with a capacitance CY. 
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Figure 2 : Block-level representation of the CCCII as impedance matching 
circuit 
 
 RY is thus considered an open circuit. (The verity and 
significance of this supposition will be confirmed later.) 
The output is tapped at port X (VOUT = VX). The transfer 
function that characterises the ideal voltage follower (with 
X port left open) is: 
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The output impedance, that of port X, consists of a 
resistance RX in series with an inductance LX. In controlled 
current conveyors, RX can be controlled by changing the 
biasing current IO of the circuit [19]-[22]. The voltage 
follower thus acts as an impedance conversion circuit: it 
allows an arbitrary impedance (before port Y) to be adapted 
to a desired value. 
C. Description of the Circuit 
Fig. 3 presents the transistor-level diagram of the 
impedance matching circuit. The core of the impedance 
conversion circuit is composed of two types of transistors: 
bipolar NPN transistors Q1 and Q3, and PNP transistors Q2 
and Q4. The elements in the trans-linear loop treat the signal 
and define the main characteristics of the circuit. IO is 
copied to required branches using CMOS current mirrors. 
 
 
 
Figure 3 : Schematic representation of the new impedance matching 
circuit 
 
The circuit contains one branch with 4 end-to-end 
junctions. A minimum polarity of 2.8V is thus required. 
Operating at ±1.5V has the evident advantage of low power 
consumption. Working at higher voltages reduces distortion 
and improves linearity. Preliminary analyses showed that 
the best performance was obtained at ±2.5V. 
The control of RX using IO allows a matching circuit 
whose output impedance can be set to any desired value by 
simply varying the biasing current. In the classic conveyor, 
RX = VT/2IO, where VT is the thermal voltage [19],[22]. The 
control of ROUT is thus continuous and easy to fine-tune.  
 
SIMULATED PERFORMANCE 
 
The active matching circuit was simulated using the 
transistor parameters of a 0.35µm SiGe-BiCMOS 
technology from STMicroelectronics. The transition 
frequency of the NPN transistors is 45GHz and that of PNP 
transistors is around 5GHz.  
A. DC Performance 
For the minimum polarisation required for the circuit, 
VDC = ±1.5V, the total dissipation remains lower than 8mW 
and is inversely proportional to ROUT. To obtain ROUT = 
250?, only 0.9mW is dissipated. A truer indicator of dc 
performance is the current consumed by the circuit, IDC. IDC 
is similar for the two operating voltages: for ROUT = 200?, 
the current consumption is 0.57mA and 0.62mA at ±1.5V 
and ±2.5V respectively. For the entire range of ROUT, IDC 
remains lower than 4mA. 
B. AC Performance 
Fig. 4 shows the gain profiles at VDC = ±2.5V. Ideally, 
the insertion of the impedance adaptation circuit does not 
affect the signal: the insertion loss is zero. However, any 
transistor-based circuit leads to a loss of signal (gain if it 
happens to be an amplifying circuit). Signal loss is much 
lower at ±2.5V operation than it is at ±1.5V: for ROUT = 
50?, a loss of 0.36dB is observed at ±1.5V; at ±2.5V, it is 
only 0.01dB. The loss does not exceed 0.02dB for the range 
of ROUT (50? to 250?). 
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Figure 4 : Gain profiles (? versus frequency) at VDC = ±2.5V 
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Figure 5 : -3dB cut-off frequencies; at VDC = ±1.5V and ±2.5V 
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Figure 6 : Control of the output resistance ROUT using the bias current 
IO, at VDC = ±1.5V and ±2.5V 
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Figure 7 : |ZOUT| profiles versus frequency; at VDC = ±2.5V 
Classic passive-element matching circuits are 
intrinsically narrow-band (tuned to a particular frequency). 
Fig. 5 presents the -3dB bandwidths at the two operating 
voltages. For ROUT = 50?, the -3dB bandwidths at ±1.5V 
and ±2.5V are, respectively, 20.9GHz (fTN/2.2) and 
29.8GHz (fTN/1.5). The lower cut-off frequency is always 
zero. 
C. Impedances 
ZIN is composed of resistance RIN in parallel with 
capacitance CIN (see fig. 2). RIN is required to be as high as 
possible (ideally infinite) so that the signal loss due to the 
voltage divider (formed by the unmatched output 
impedance and RIN of the matching circuit) is very low. At 
±2.5V, RIN is greater than 100k?. 
Output impedance ZOUT consists of two components: the 
desired resistive part (controlled using IO, as shown in fig. 
6) and an inductance LOUT. This latter, however, does not 
exceed a few nH. For ROUT = 50?, LOUT is 1.8nH. 
Fig. 6 presents the control of ROUT using IO. Below 40? 
for ±2.5V operation and 50? for ±1.5V operation, the 
potential of this impedance conversion circuit is reduced 
since its consumption goes up as ROUT decreases. 
The frequency variations never exceed 10% in the 0 – 
2GHz range, and are inconsequential because any value of 
ROUT can be obtained at any desired frequency, by fine-
tuning IO (fig. 7).  
D. Linearity and compression point 
A 50? load was connected to the matching circuit and 
the biasing conditions were fixed to give ROUT = 50?, and 
the input power was varied in fixed steps to determine the 
linearity of the new circuit. It was observed that absolute 
linearity is maintained for all input signal powers up to 
0dBm. In wireless communications transceivers, signal 
strengths almost never cross the upper limit of -20dBm. The 
impedance conversion circuit is linear up to powers 
(+11dBm) vastly beyond any signal that is likely to pass 
through it. For example, the RF components in [4], [23]-
[25] have linearities much lower than this.  
E. Scattering parameter performance 
S-parameter analyses were carried out on the new 
matching circuit by terminating the two ports with a 
resistance RPORT equal to ROUT.  
The input of the matching circuit is a voltage divider 
(between RPORT and RIN). Ideally, since RIN >> RPORT, there 
should be no loss of signal, and the signal strength across 
RIN should be the same as that at the source. The input 
reflection coefficient S11 should therefore be one (0dB). It 
was observed that between 0 and 5GHz, S11 ranged from -
0.15 to -1.72dB at ±2.5V, for all values of RPORT.  
It has already been seen (in the section on the AC 
performance) that a signal incident on the input port is very 
mildly attenuated: S21 has a value around -0.01dB.  
A very small percentage of the incident signal traverses 
the circuit in the direction opposite to that intended:  S12 
remains lower than -15dB from 0 to 5GHz. The values of 
S12 are all the more remarkable for the fact that the isolation 
against the reverse signal is provided by only two 
transistors (either Q1-Q3 or Q2-Q4). 
Fig. 8 presents the cardinal parameter of impedance 
matching circuits: the signal reflection at the output port. If 
ROUT is perfectly matched to RPORT, S22 assumes values that 
are very low. For impedance match to be considered 
‘successful’, S22 must not exceed -10dB. The port 
impedances were varied for each value of IO (and thus, for 
each desired ROUT of the circuit). For each ROUT, the 
matching is excellent up to 2GHz, with S22 lower than -
12.5dB. The performance conforms to the accepted limits (-
10dB) up to a frequency of 5GHz. 
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Figure 8 : S22 profiles for different ROUT; at VDC = ±1.5V 
 
F. Temperature stability 
All the above analyses were carried out while varying the 
circuit’s temperature at regular intervals between -100°C 
and +100°C. For each analysis, the operating conditions are 
the same as those presented above. For brevity, only the 
results obtained for ROUT = 50? are presented; similar 
performances were evinced for other values of ROUT. 
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The insertion loss of the matching circuit varied from 
0.008dB to 0.017dB at ±2.5V. The values at ambient 
temperature were, respectively, 0.363dB and 0.0126dB. At 
sub-zero temperatures, there was an improvement of the ac 
profile. At temperatures greater than +27°C, the ac gain 
degrades by only 0.03dB at both supplies.  
The -3dB bandwidth showed an improvement for 
temperatures below +27°C. However, the most remarkable 
feature of these bandwidth-temperature profiles is the very 
low drop in bandwidth for temperatures higher than +27°C 
(15% drop for ±1.5V and 17% for ±2.5V).  
For the two operating voltages, over the 200°C 
temperature range, S22 remained below -13dB.  
G. The matching circuit as a stand-alone device 
Measurements could not be carried out on the matching 
circuit as a stand-alone element because of the impedance 
limitations of the measurement apparatus. These apparatus 
require 50? terminations to reduce the reflection losses 
arising from the mismatch between the device’s ports and 
the apparatus’ ports. Since the input impedance of the 
matching circuit is ideally infinite, and practically much 
greater than the measurement apparatus’ port impedance, 
any attempt at direct measurements on the matching circuit 
would have been futile because the signal fed by the 
apparatus would have been dissipated as reflection. 
Moreover, one of the two major applications of the new 
matching circuit (mentioned in the Introduction above) is to 
render the output of any RF circuit compatible with the 
measurement apparatus’ ports, without degrading the 
performance of the circuit being studied. As such, we will 
not demonstrate the efficient matching between the LNA 
and the measurement apparatus.  
The matching circuit is not destined to be a stand-alone 
element, but applicable to a wide range of RF components. 
In the next section, we present but one example of this 
application, for the sake of brevity. We have also applied 
this matching circuit to the outputs of several other 
wideband RF circuits (notably transistor-based baluns) and 
confirmed from the performances of these what we will 
observe for the LNA: the matching circuit provides 
wideband adaptation without deteriorating the performance 
or the physical characteristics of the circuit itself.  
 
NEW MATCHING TECHNIQUE APPLIED TO LNA  
 
The LNA that we have used as the target block is a three-
transistor circuit. Its input is matched to 50?. Its gain is 
controllable from 0dB to 20dB, either continuously or in 
steps, using a control DC current. For this range of gains, 
the output impedance of the LNA varies from 50? to 500?. 
The intention behind the insertion of the matching circuit is 
to fix (using the biasing current of the matching circuit) the 
output impedance of the ensemble to 50?, and to make it 
independent of the gain control current. 
A. Effect of matching circuit on LNA performance
The impedance matching circuit has an input resistance 
vastly superior (100 to 1000 times) to the LNA’s output 
resistance. The loss of signal strength at the voltage divider 
formed by the input impedance of the matching circuit and 
the output impedance of the unmatched LNA should thus be 
negligible. The output impedance of the matching network 
is controlled by a current independent of the LNA’s biasing 
currents, and the gain control of the LNA is not modified by 
the insertion of the matching network. 
At 10dB gain, the unmatched LNA evinced -3dB 
bandwidths of DC to 2.8GHz. The addition of the matching 
circuit modified this to 2.4GHz. This can be attributed to 
the fact that the matched LNA contains PNP transistors 
which have very low transition frequencies. The transient 
signal’s quality is preserved after the addition of the 
impedance matching circuit : the amplitude of the transient 
signal and its THD remain unchanged. The noise figure of 
the LNA is dictated by the first transistor in the signal 
chain. Since the impedance matching circuit is at the output 
of the LNA, its insertion does not modify the overall noise 
figure. Simulations verified that the total input-referred 
noise suffered no deterioration. The input match of the 
LNA to 50? was not disturbed. The presence of additional 
transistors in the main signal path led to an increased 
immunity to reverse signal propagation. This isolation, S12, 
was improved by a constant factor of 15dB over the 
frequency range of DC to 5 GHz.  
B. Output Impedance Match
The output impedance of the unmatched LNA was found 
to be 162? (for a gain of 10dB). The insertion of the 
matching network and the tuning of its biasing current led 
to the output impedance being perfectly matched to 50?. 
Fig. 9 presents the output reflection coefficient S22, for a 
50? system. The output of the LNA is ill-adapted to this 
standard impedance, as shown by the values of S22 for the 
unmatched LNA (S22 > -2dB). The insertion of the 
matching circuit changes the output of the LNA to 50? 
standard. S22 for the matched LNA is better than -12dB for 
the entire frequency range of DC to 5 GHz. For the entire 
range over which the gain is controllable, the output 
impedance shows a maximum variation of ±5% around 
50?. The output impedance can also be set to values other 
than the standard 50?, if so desired, without engendering 
any loss in the performance of the LNA. 
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Figure 9 : Modification in S22 of LNA consequent to insertion of 
impedance matching circuit 
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C. Measurement Results
To further validate its application, the new impedance 
matching circuit was fabricated as part of the LNA in a 
0.35µm SiGe-BiCMOS process. To render the LNA’s 
output impedance constant, and independent of the gain 
control current, the new matching circuit was added at its 
output port. Fig. 10 shows a photograph of the new LNA, 
with its constituent elements. The total size of the LNA is 
0.022mm², of which the matching circuit consumes 
0.005mm². The result was a LNA that is perfectly matched 
to 50?, no matter what the value of its gain. Parameter S22 
was lower than -11dB for all frequencies ranging from 0 to 
5GHz. This adaptation is in perfect keeping with 
simulations (S22 < -10dB). 
D. Detailed performance of the LNA 
Since it would be beyond the scope of the paper to 
present detailed measurement results of the LNA’s AC, 
noise and temperature performances, we will not include 
them. Moreover, the stand-alone LNA forms the subject of 
another publication proposal. However, the following 
remarks merit mention.  
The AC performance of the LNA, as evinced by its gain 
and bandwidths, did not in the least suffer from the 
presence of the matching circuit, whose simulated insertion 
loss is next to zero (section V) and whose bandwidths 
extend from 0 to more than 10GHz. 
 
 
 
Figure 10 : Photograph of the LNA, showing the new output impedance 
matching circuit 
 
The matching circuit is inserted at the output of the LNA 
(or any other RF block), in a cascade manner. Following 
Friis’ law, the effect of the second element (the matching 
circuit) on the overall noise is decided by the noise of this 
matching circuit (which is low, as mentioned in section V) 
and the gain of the RF component itself (which ranges from 
0 to 20dB, section VI). Comparisons between the matched 
and the unmatched LNA confirmed that the matching 
circuit has a negligible effect on the overall noise.  
As concerns the temperature stability of the transistors 
and their models, detailed measurements were conducted on 
the final LNA to determine its temperature stability. The 
gain profiles and bandwidths were close over a 100°C 
temperature range from -25°C to +75°C: the gain profiles 
had less than 1dB variation for gains from 0 to 20dB; and 
the bandwidths were also stable. It is noteworthy that the 
performances improved at temperatures below the ambient 
27°C. This is an indirect proof of the temperature stability 
of the impedance matching circuit. 
 
COMPARISONS & CONCLUDING REMARKS 
 
Existent output impedance matching circuits are currently 
implemented using LC networks, transformers, or quarter-
wavelength lines, all of which present reflection zeros at 
particular frequencies and only allow matching in a narrow 
band around this frequency [6],[12],[16]. Table I presents 
one representative example of each type of impedance 
matching. The new impedance matching circuit is the first 
transistor-based topology ever observed, thus introducing a 
new class of solutions. It is by far the smallest among all the 
circuits. The LC network occupies at least half of the 
0.24mm² chip area of the LNA in [6], while providing a 
moderate matching over a narrow band. Similarly, [12] has 
a transformer-based matching circuit which consumes a 
large fraction of the PA’s 2.6mm² and achieves matching 
over a 500MHz range. [16] presents a ?/4-line impedance 
adapter which achieves matching between 0.4 and 1.6GHz, 
while using three transmission line sections. The area 
occupied by this circuit too, is quite high. On comparison 
with these, the new transistor-based matching circuit 
provides excellent matching over frequencies from 0 to at 
least 5GHz, while occupying only 0.005mm² on the chip. It 
is, therefore, the smallest output matching circuit ever, and 
one of the rare examples of wideband matching. The 
control of impedance (over the range 50? to 250?) is 
achieved using the biasing current; contrary to passive 
impedance matching networks, this control is flexible and 
does not necessitate the re-designing of the components. A 
wideband matching of a radio-frequency component’s 
output can be achieved by the simple addition of the novel 
impedance matching circuit. 
 
Table I : Comparative analyses of output matching circuits 
Reference 
Year 
[6] 
2003 
[14] 
2002 
[12] 
2002 
[16] 
2004 
This work 
Type LC-network R-feedback Transformer ?/4 line Active 
Part of LNA LNA PA Stand-alone LNA 
Passives 2 4 1 - 0 
Size > 0.12mm²  > 1mm²  0.005mm² 
Frequency range 5.65 – 5.85GHz 0 – 10GHz 2.15 – 2.65GHz 0.4 – 1.6GHz 0 – 5GHz 
Output matching < -8dB < -10dB - n.a. - < -10dB < -11dB 
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